

TECHNIQUE FOR INDEPENDENT GROUND FAULT DETECTION
OF MULTIPLE TWISTED PAIR TELEPHONE LINES
CONNECTED TO A COMMON ELECTRICAL POWER SOURCE

FIELD OF THE INVENTION

[01] The present invention relates in general to electrical power systems and subsystems of the type used for span-powering multiple telecommunication equipments, and is particularly directed to a new and improved ground fault detection and isolation scheme for use with multiple electrical loads (transceivers), that are connected by way of respectively different wireline links to a common power source installed at a facility such as a central office.

BACKGROUND OF THE INVENTION

[02] Local Exchange Carriers (LECs) within the telecommunication industry have implemented a variety of digital transmission systems to service their customers. As diagrammatically illustrated in Figure 1, a typical digital transmission system may contain a first (network or central office site-associated) transceiver unit 10 that is coupled to a first (e.g., central office) end 21

of a single twisted pair of telephone wires (or span) 20, and a second (remote site-associated) transceiver unit 30 coupled to a remote end 22 of the twisted pair 20. Also, the central office transceiver unit 10 may be equipped to supply electrical power over twisted pair 20 to remote transceiver 30.

[03] In such a 'span-powered' configuration, it is often desirable for multiple central office transceiver units to derive span power for their respective remote transceiver units from a common or shared electrical power source. When a system incorporates span-powering of multiple remote units from a common electrical power source, there is the possibility that any individually span-powered twisted pair telephone line may incur an insulation failure - resulting in an electrical current path to earth. This electrical current path to earth is known as a 'ground fault' and a person's body can serve as this path. A ground faulted telephone line can present a hazardous voltage condition to service personnel and can interrupt normal power source operation, which results in transceiver malfunction on all of the connected twisted pair telephone lines.

[04] Hazardous voltage, power source interruption and resulting multiple transceiver malfunction are unacceptable network conditions. If the particular twisted pair telephone line that is ground-faulted can be identified, then that particular line can be isolated from the power source and the remaining multiple span-powered twisted pair telephone lines and associated

transceivers can continue normal operation and the hazardous voltage can be isolated.

SUMMARY OF THE INVENTION

[05] The present invention is directed to a methodology and subsystem architecture for detecting the occurrence of a ground fault in a multiple, span-powered telecommunication network and then identifying which particular span segment or twisted pair telephone line is ground faulted. For this purpose, the ground fault detection circuit may be installed within a respective Digital Subscriber Line - Central Office Terminal (DSL-C), so that a ground fault may be detected when power is delivered by the DSL-C to a respective downstream functional Remote Terminal (RT).

[06] By 'ground fault' is meant that one or both conductors of a span-powered twisted pair are connected to earth by a low or zero ohm impedance, which is capable of causing the DSL-C to supply electrical current in excess of normal load current. If this should happen without detecting and isolating the faulted twisted pair, the span power bus voltage would be reduced to a level such that the other RT units would not operate properly and cause data errors on the digital subscriber line. As will be detailed below, this problem is effectively obviated in accordance with the invention by using the ground fault detect circuit to identify and initiate disconnecting and isolating the particular faulted twisted pair. The disconnect and

isolation circuitry for each individual span power bus segment is incorporated in the DSL-C units and interfaces with the ground fault detect circuit.

[07] In order to detect a ground faulted twisted pair line, there must be some way of detecting the flow of current in the earth/ground connection. Although this could be accomplished at the electrical power source simply by measuring or detecting current in the conductor that connects the electrical power source to earth, such a method does not identify which twisted pair line is ground faulted. Some method for detecting ground fault current and identifying which line is ground faulted is required. The underlying principle of operation of a ground fault current detector circuit which identifies the ground faulted twisted pair line in accordance with the present invention is illustrated in the reduced complexity schematic diagram of Figure 2.

[08] As shown therein, V1 is the electrical power source that corresponds to the span power bus 210 of a multi powered span network of Figure 3, which corresponds to a span-powered HDSL2 telecommunication system in which the present invention may be employed. The system of Figure 3 includes an arbitrary plurality (two being shown to reduce the complexity of the drawing) of functional DSL-Cs 200-1, ..., 200-N. These units conduct DSL communications over, and receive their electrical power by way of, a span powered bus 210 from a common electrical power source 220. In accordance with the invention, within each DSL-C, span power from source 220

is processed by a ground fault detection circuit 201-i (to be described), prior to being delivered to a respective downstream functional RT 230-i, which presents a capacitive input constant power load. The ground fault detection circuit 201-i in a respective DSL-C unit 200-i provides ground fault detection for the individual twisted pair.

[09] In the reduced complexity schematic of Figure 2, resistors R1sense and R2sense are main parts in the ground fault detect circuit in the DSL-C, and resistor Rload corresponds to the RT 230-i. Resistors R1fault and R2fault represent possible ground fault current paths. The resistors R1sense and R2sense are current sensing resistors such that the voltage magnitude across these resistors is directly proportional to the magnitude of the current through the resistors and is given in equations (1) and (2) as:

$$VR1sense = I1 \times R1sense \quad (1)$$

$$VR2sense = I2 \times R2sense \quad (2)$$

[10] The magnitude of the ground fault current is determined by sensing and processing the magnitude of current in both of the current sensing resistors. The magnitude of the ground fault current Ifault is given in equation (3) by:

$$Ifault = I1 - I2 \quad (3)$$

[11] Which particular twisted pair line is ground faulted can be identified by implementing the ground fault current detect circuit on each twisted pair line. In addition, circuitry is provided which performs the

mathematical function of finding the difference between I_1 and I_2 , which is equal to I_{fault} . This is accomplished by finding the difference between two voltages that are directly proportional to currents I_1 and I_2 . In this case the two voltages must be ground-referenced and must be derived using only one ground-referenced bias power supply.

[12] Deriving a precision ground-referenced voltage using one bias supply (that is directly proportional to current I_1) is not straightforward because of the high common mode voltage present at R_{lsense} . Derivation is accomplished in accordance with the present invention by a composite circuit, a first differential amplifier-based section of which produces a first output voltage V_{o1} across a resistor that is directly proportional to the current I_1 flowing in the sense resistor R_{lsense} of the schematic of Figure 2. As will be described this first output voltage V_{o1} has an offset voltage needed for a single bias supply design to maintain a first amplifier's output voltage at a non-zero value when the current I_1 is zero. A slope value of the transfer function for the first output voltage is chosen to yield a maximum output voltage value V_{o1} when I_1 is at a maximum value.

[13] A second differential amplifier-based section of the composite circuit produces a second output voltage V_{o2} , that is directly proportional to the current I_2 flowing in the sense resistor R_2 sense of the schematic of Figure 2. As in the first section, an offset voltage

is employed for a single bias supply design to keep the amplifier output voltage at a non-zero value when the current I_1 is zero. A slope value is chosen to yield a maximum output voltage value V_{02} when the current I_2 is at a maximum value.

[14] Circuit resistor values are chosen so that the output voltages of the first and second circuit sections are equal when the currents I_1 and I_2 are equal. This is accomplished by making the slope and offset of the two output voltage transfer functions equal. When there is a mathematical difference in the two current sense circuit output voltages, then currents I_1 and I_2 are not equal, which indicates that ground fault current is flowing. A difference circuit is used to provide an output voltage V_o that is proportional to the mathematical difference in the two current sense circuit output voltages. The output of the difference circuit is the output of the ground fault detect circuit and moves either positive or negative, depending on whether the fault current is flowing in resistor $R_{1\text{fault}}$ or resistor $R_{2\text{fault}}$. This output is coupled as an input to circuitry that is operative to isolate the faulted twisted pair telephone line in response to detection of a fault current.

BRIEF DESCRIPTION OF THE DRAWINGS

[15] Figure 1 diagrammatically illustrates a typical (reduced complexity) digital transmission system;

[16] Figure 2 is a reduced complexity schematic diagram of a span powered network showing faults across a load to ground;

[17] Figure 3 diagrammatically illustrates the general architecture of a span-powered High bit rate Digital Subscriber Line - Second Generation (HDSL2) telecommunication system in which the present invention may be employed;

[18] Figure 4 is a schematic diagram of a circuit that is operative to produce an output voltage across a resistor that is directly proportional to the current I_1 flowing in the sense resistor R_{1sense} of the schematic of Figure 2;

[19] Figure 5 is a schematic diagram of a circuit that will produce a voltage directly proportional to I_2 in the sense resistor R_{2sense} of the schematic of Figure 2;

[20] Figure 6 is a schematic diagram of a difference circuit that will provide an output voltage V_o proportional to the mathematical difference in the two current sense circuit output voltages of the circuits of Figures 4 and 5; and

[21] Figure 7 is a composite circuit diagram containing the circuit portions of Figures 4, 5 and 6.

DETAILED DESCRIPTION

[22] Before detailing the inventive scheme for isolating a ground fault within a multiple span powered system, wherein different electrical loads are connected by way of respective wireline segments to a common electrical

power source, it should be observed that the invention resides primarily in a prescribed arrangement of conventional communication circuits and components, and control circuitry that controls the operations of such circuits and components. Consequently, in the drawings, the configuration of such circuits and components, and the manner in which they may be interfaced with various telecommunication circuits have, for the most part, been illustrated by readily understandable block diagrams, which show only those specific details that are pertinent to the present invention, so as not to obscure the disclosure with details which will be readily apparent to those skilled in the art having the benefit of the description herein. Thus, the block diagrams of the Figures are primarily intended to show the various components of the invention in convenient functional groupings, so that the present invention may be more readily understood.

[23] Attention is now directed to Figure 4 which is a schematic diagram of a circuit that is operative to produce an output voltage across a resistor that is directly proportional to the current I_1 flowing in the sense resistor R_{lsense} , which corresponds to the sense resistor R_{lsense} of the schematic of Figure 2. More particularly, Figure 4 shows current flow path I_1 proceeding from a power source $V_1(+)$, which is referenced to ground, through a sense resistor R_{lsense} to the load (R_T). The return path from the load is through a sense resistor R_{2sense} to $V_1(-)$. Coupled to

either end of sense resistor R_{lsense} are equal valued resistors R_2 and R_3 in respective legs of a current mirror circuit 100 comprised of bipolar transistors Q_2 and Q_3 and bipolar transistors Q_4 and Q_5 , as shown. A reference current for the current mirror circuit is supplied by a further current mirror circuit 110 containing transistors Q_6 and Q_7 , that have their emitters coupled to $V_1(-)$ via same valued resistors R_{10} and R_{12} . Transistor Q_7 has its collector path referenced through resistor R_{11} to a supply V_2 . The collector of transistor Q_4 is coupled to $V_1(-)$ through resistor R_9 of like value to resistors R_{10} and R_{12} .

[24] The collector of current mirror transistor Q_4 and the emitter of current mirror transistor Q_6 are coupled through respective resistors R_8 and R_7 to the non-inverting (+) and inverting (-) inputs 121 and 122 of differential amplifier U_1 . Capacitors C_2 and C_3 couple opposite ends of resistor R_8 to ground, while a feedback capacitor C_1 is coupled between the output of amplifier U_1 and its inverting input. The output of amplifier U_1 is further coupled through resistor R_6 to the base of transistor Q_1 , which has its collector-emitter current flow path for a current I_3 coupled between current mirror 100 and resistor R_5 coupled to ground. A pull-up resistor R_4 is coupled to a reference voltage V_{ref} from the emitter of transistor Q_1 . The emitter of transistor Q_1 provides an output voltage V_{ol} as follows.

[25] The current I_1 flows through resistor R_{lsense} and generates a voltage $V(R_{\text{lsense}})$ across resistor R_{lsense} as set forth in equation (4):

$$V(R_{\text{lsense}}) = I_1 \times R_{\text{lsense}} \quad (4)$$

[26] Summing the voltages around the loop that contains R_{lsense} , resistors R_2 and R_3 and the base-emitter paths through transistors Q_2 and Q_3 , and recognizing that the two base-emitter voltages of transistors Q_2 and Q_3 mutually cancel produces equation (5) as:

$$V(R_{\text{lsense}}) + V(R_2) = V(R_3) \quad (5)$$

[27] Since transistors Q_2 and Q_3 form a current mirror, their emitter currents are equivalent and in this case are equal to $I(R_2)$. The current $I(R_3)$ is larger than the current $I(R_2)$, because $V(R_3)$ is greater than $V(R_2)$. Since the emitter currents of transistors Q_2 and Q_3 are equivalent, a portion of the current $I(R_3)$ must flow through the current flow path I_3 to transistor Q_1 . If current I_1 is zero, then $V(R_3)$ is equal to $V(R_2)$. If current I_1 is non-zero, then $V(R_3)$ is the sum of $V(R_{\text{lsense}})$ and $V(R_2)$. The current I_3 creates a voltage drop in resistor R_3 that is equal to $V(R_{\text{lsense}})$, so that $V(R_3)$ will increase to equal $V(R_{\text{lsense}}) + V(R_2)$, such that

$$I_3 = V(R_{\text{lsense}})/R_3 \quad (6)$$

[28] The current I_3 is directly proportional to $V(R_{\text{lsense}})$, which is directly proportional to current I_1 . With transistor Q_1 conducting, the current I_3 flows through resistor R_5 and a DC offset is created by V_{ref}

and R4 to create a voltage Vol in accordance with the transfer function (7):

$$V_{ol} = m \times I_3 + b \quad (7)$$

where

$$m = (R_4 \times R_5)/(R_4+R_5) \quad (8) \text{ and}$$

$$b = V_{ref} \times R_5/(R_4+R_5) \quad (9)$$

[29] Substituting for the current I3, the overall translation of input current to output voltage Vol may be defined in equation (10) as:

$$V_{ol} = I_1 \times R_{lsense}/R_3 \times (R_4 \times R_5)/(R_4+R_5) + V_{ref} \times R_5/(R_4+R_5) \quad (10)$$

[30] This yields a voltage Vol that is directly proportional to the input current I1. The offset voltage b is needed for a single bias supply design to maintain the amplifier output voltage at a non-zero value when current I1 is zero. The value m in equation (11) is chosen to yield a maximum output voltage value Vol when I1 is at a maximum value.

$$m = R_{lsense}/R_3 \times (R_4 \times R_5)/(R_4+R_5) \quad (11)$$

[31] A circuit that will produce a voltage directly proportional to I2 is shown in Figure 5. In particular, proceeding from the right hand portion of the circuit shown in Figure 4, respective resistors R13 and R14 are coupled between opposite ends of the sense resistor R2sense and the non-inverting (+) and inverting (-) inputs 131 and 132 of differential amplifier U2. The non-inverting (+) input 131 of amplifier U2 is further coupled to Vref via resistor R12 and a capacitor C7, while the output of amplifier U2 is coupled through

resistor R15 and capacitor C4 to the inverting (-) input 132 of amplifier U2. The output of amplifier U2 produces the voltage V02 that is proportional to the current I2 through sense resistor R2sense.

[32] In particular the amplifier circuit of Figure 5 has the transfer function:

$$V_{o2} = m \times I_2 + b \quad (12)$$

where

m = chosen constant gain term

$$m = R_{2sense} \times \{R_{12}/(R_{12}+R_{13})\} \times \{(R_{14}+R_{15})/R_{14}\} \quad (13) \text{ and}$$

b = chosen minimum DC output voltage.

[33] This yields a voltage V02 at the output of amplifier U2 that is directly proportional to input current I2. The offset voltage b is needed for a single bias supply design to keep the amplifier output voltage at a non-zero value when current I1 is zero. The value m is chosen to yield a maximum output voltage value V02 when the current I2 is at a maximum value.

[34] Circuit resistor values are chosen so that the output voltage of the upper and lower current sense circuits are equal when the currents I1 and I2 are equal. This is accomplished by making m and b of the two transfer functions equal. When there is a mathematical difference in the two current sense circuit output voltages, then currents I1 and I2 are not equal, which indicates that a ground fault current is flowing. A difference circuit that will provide an output voltage Vo that is proportional to the mathematical difference

in the two current sense circuit output voltages is shown in Figure 6.

[35] As shown therein input ports 141 and 142 are coupled to receive the voltages V01 and V02 produced by the circuits of Figures 4 and 5, respectively. What results is the composite schematic diagram shown in Figure 7. With respect to the difference circuit of Figure 6, input port 141 is coupled through resistor R18 to the inverting (-) input 151 of differential amplifier U3, while input port 142 is coupled through resistor R17 to the non-inverting (+) input 152 of differential amplifier U3. The non-inverting (+) input 142 of amplifier U3 is further coupled to Vref via resistor R16 and a capacitor C5, while the output of amplifier U3 is coupled through resistor R19 and capacitor C6 to the inverting (-) input 151 of amplifier U3. The output of amplifier U2 produces a voltage Vo that is proportional to the difference between its two input voltages V01 and V02 as follows.

[36] The differential amplifier circuit of Figure 6 has the function defined by

$$V_o = (V_{o1} - V_{o2}) \times (R_{19}/R_{18}) + b \quad (14)$$

where V01 and V02 are defined above, and

$$b = V_{ref}$$

[37] Resistor values R19 and R18 are chosen based on the desired output voltage versus fault current amplitude, and b is chosen as an output DC level, to indicate no difference in input voltage, or no fault current flowing. The output of the difference circuit of Figure

6 is the output of the ground fault detect circuit and moves either positive or negative, depending on whether the fault current is flowing in resistor R1fault or resistor R2fault. This output is coupled as an input to circuitry that is operative to isolate the faulted twisted pair telephone line in response to detection of a fault current.

[38] While we have shown and described an embodiment in accordance with the present invention, it is to be understood that the same is not limited thereto but is susceptible to numerous changes and modifications as known to a person skilled in the art, and we therefore do not wish to be limited to the details shown and described herein, but intend to cover all such changes and modifications as are obvious to one of ordinary skill in the art.